Timing Report

Need help reading this report?

Design Name DEC_BCD_S1
Device, Speed (SpeedFile Version) XC95108, -10 (3.0)
Date Created Tue Mar 16 11:18:08 2010
Created By Timing Report Generator: version J.30
Copyright Copyright (c) 1995-2007 Xilinx, Inc. All rights reserved.

Summary

Notes and Warnings
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for analysis.

Performance Summary
Pad to Pad Delay (tPD) 23.000 ns.

Timing Constraints

Constraint Name Requirement (ns) Delay (ns) Paths Paths Failing
AUTO_TS_F2F 0.0 0.0 0 0
AUTO_TS_P2P 0.0 23.0 31 31
AUTO_TS_P2F 0.0 0.0 0 0
AUTO_TS_F2P 0.0 0.0 0 0


Constraint: AUTO_TS_F2F

Description: MAXDELAY:FROM:FFS(*):TO:FFS(*):0.000 nS
Path Requirement (ns) Delay (ns) Slack (ns)


Constraint: AUTO_TS_P2P

Description: MAXDELAY:FROM:PADS(*):TO:PADS(*):0.000 nS
Path Requirement (ns) Delay (ns) Slack (ns)
Data<1> to F<2> 0.000 23.000 -23.000
Data<1> to F<3> 0.000 23.000 -23.000
Data<1> to F<4> 0.000 23.000 -23.000


Constraint: AUTO_TS_P2F

Description: MAXDELAY:FROM:PADS(*):TO:FFS(*):0.000 nS
Path Requirement (ns) Delay (ns) Slack (ns)


Constraint: AUTO_TS_F2P

Description: MAXDELAY:FROM:FFS(*):TO:PADS(*):0.000 nS
Path Requirement (ns) Delay (ns) Slack (ns)



Number of constraints not met: 1

Data Sheet Report

Pad to Pad List

Source Pad Destination Pad Delay
Data<1> F<2> 23.000
Data<1> F<3> 23.000
Data<1> F<4> 23.000
Data<1> F<5> 23.000
Data<1> F<6> 23.000
Data<1> F<7> 23.000
Data<2> F<2> 23.000
Data<2> F<3> 23.000
Data<2> F<4> 23.000
Data<2> F<5> 23.000
Data<2> F<6> 23.000
Data<2> F<7> 23.000
Data<3> F<2> 23.000
Data<3> F<3> 23.000
Data<3> F<4> 23.000
Data<3> F<5> 23.000
Data<3> F<6> 23.000
Data<3> F<7> 23.000
Data<1> F<0> 17.000
Data<1> F<1> 17.000
Data<2> F<0> 17.000
Data<2> F<1> 17.000
Data<3> F<0> 17.000
Data<3> F<1> 17.000
Data<0> F<0> 10.000
Data<0> F<1> 10.000
Data<0> F<2> 10.000
Data<0> F<3> 10.000
Data<0> F<4> 10.000
Data<0> F<5> 10.000
Data<0> F<6> 10.000



Number of paths analyzed: 31
Number of Timing errors: 31
Analysis Completed: Tue Mar 16 11:18:09 2010